Design of a Programmable Radar Controller ASIC on VHDL for a Modular Radar System

Simple item page
dc.contributor.authorVerastegui, Joaquin
dc.contributor.authorManay, Ivan
dc.contributor.authorPacheco, Edgardo E.
dc.contributor.authorMilla, Marco
dc.date.accessioned2022-02-24T18:04:29Z
dc.date.available2022-02-24T18:04:29Z
dc.date.issued2021
dc.description.abstractThe Jicamarca Radio Observatory (JRO), funded by the USA National Science Foundation (NSF), operates several radars for different applications, from the main radar, an incoherent scatter radar used mainly for ionospheric activity observations, to ionosondes and wind profilers. Most of these radars use a centralized modular control system that commands all the radar sequences that require the radar modules, these tasks and sequences are controlled by pulsed digital signals. The device responsible for this operation is called the Radar Controller. A large number of customized Radar Controller versions were developed and built at JRO for decades, since the utilization of its first acquisition system. The current version of the Radar Controller is based on an RTL design written on VHDL language that implements a custom arbitrary waveform generator connected to an SRAM memory that stores all the data a given waveform needs. The Radar Controller uses a register based architecture to communicate between blocks internally. In JRO we use a Spartan 6 FPGA and it is controlled by a Tiva C microcontroller board which has an Ethernet port. A Restful API has been implemented on the microcontroller for user configuration. This paper will cover the VHDL RTL design of the current version of the Radar Controller core.es_ES
dc.formatapplication/pdfes_ES
dc.identifier.citationVerastegui, J., Manay, I., Pacheco, E., & Milla, M. (2021). Design of a Programmable Radar Controller ASIC on VHDL for a Modular Radar System.==$2021 IEEE International Conference on Aerospace and Signal Processing (INCAS).$==https://doi.org/10.1109/INCAS53599.2021.9666921es_ES
dc.identifier.doihttps://doi.org/10.1109/incas53599.2021.9666921es_ES
dc.identifier.govdocindex-oti2018
dc.identifier.urihttp://hdl.handle.net/20.500.12816/5119
dc.language.isoenges_ES
dc.publisherIEEE, Institute of Electrical and Electronics Engineerses_ES
dc.rightsinfo:eu-repo/semantics/closedAccesses_ES
dc.subjectRTL (register-transfer level)es_ES
dc.subjectRadares_ES
dc.subjectArbitrary waveform generatores_ES
dc.subjectMicrocontrolleres_ES
dc.subjectVHDLes_ES
dc.subjectFPGAes_ES
dc.subjectSRAMes_ES
dc.subject.ocdehttps://purl.org/pe-repo/ocde/ford#1.05.01es_ES
dc.titleDesign of a Programmable Radar Controller ASIC on VHDL for a Modular Radar Systemes_ES
dc.typeinfo:eu-repo/semantics/conferenceObjectes_ES

Files

Original bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
Verastegui_et_al_2021_IEEE_INCAS.pdf
Size:
6.67 KB
Format:
Adobe Portable Document Format
Description:
Download
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description:
Download

Collections

Artículos Científicos
Artículos Científicos