Browsing by Author "Verastegui, J."

Now showing 1 - 2 of 2
  • Thumbnail Image
    ItemOpen Access
    Development of a radiofrequency signal generator for ionosonde radar transmitter using low-cost SDR
    (2023 SWOL Workshop, 2023-10) Estalla, B.; Milla, M.; Verastegui, J.; Espinoza, J.; Scipión, Danny
    The Jicamarca Radio Observatory (JRO) is an Instituto Geofísico del Perú (IGP) facility, dedicated to monitor the upper atmosphere with different instruments such as radars, GNSS receivers, magnetometers, among others. Ionosonde is a type of HF radar that uses multiple frequencies to survey the ionosphere and obtain estimates of electron density. In this poster we present the development of a low-cost radiofrequency signal generator for a ionosonde radar transmitter based on the Red Pitaya development board with a sampling frequency of 250 Msps, and the ability to transmit modulated signals with a frequency sweep ranging from 1 MHz to 60 MHz, providing the possibility of using it with other CW radars.
    Palabras clave:Ionospheric surveySDR transmitterFPGA
  • Thumbnail Image
    ItemOpen Access
    JRO digital receiver modernization using ADCs with high-speed JESD204B data interface and FPGAs
    (Instituto Geofísico del Perú, 2021-06) Verastegui, J.; Rojas, J.; Tupac, I.; Caceres, D.; Gonzales, L.
    The latest data acquisition system running at the Jicamarca Radio Observatory for the main radar has been used for more than five years now. Although there are no major inconveniences on the performance there have been some problems with internal interferences which are usually unpredictable and related to the PCB design, the noise floor can be different between channels too. So there are some chances of improvement developing a new approach. We propose a new design based on a high speed JESD204B data interface; the digital signal processing and custom acquisition logic will be implemented inside an FPGA capable of managing the JESD204B high-speed interface. This will give us the flexibility of implementing digital blocks inside the FPGA to improve the performance of the receivers, we will gain scalability to perform on a much higher bandwidth and the PCB will be very much simplified which will reduce the manufacturing costs, design time, and development time.
    Palabras clave:Acquisition SystemFPGAJESD204B